
28 nm Device Portfolio
Cyclone V GT FPGA Features
Maximum Resource Count for Cyclone V GT FPGAs (1.1 V) 1
5CGTD5
5CGTD7
5CGTD9
ALMs
LEs (K)
Registers
M10K memory blocks
M10K memory (Kb)
MLAB memory (Kb)
Variable-precision DSP blocks
18 x 18 multipliers
Global clock networks
PLLs 2
Design security
I/O voltage levels
supported (V)
29,080
77
116,320
446
4,460
424
150
300
6
56,480
149.5
225,920
686
6,860
836
156
312
16
7
3
1.1, 1.2, 1.5, 1.8, 2.5, 3.3
113,560
301
454,240
1,220
12,200
1,717
342
684
8
LLVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, Differential SSTL-15, Differential SSTL-18,
I/O standards supported
Differential SSTL-2, Differential HSTL-12, Differential HSTL-15, Differential HSTL-18, SSTL-15 (I and II),
SSTL-18 (I and II), SSTL-2 (I and II), 1.2 V HSTL (I and II), 1.5 V HSTL (I and II),
1.8 V HSTL (I and II), HiSpi, SLVS, Sub-LVDS
LVDS channels, 875 Mbps
receive, 840 Mbps transmit
Embedded DPA circuitry
OCT
Programmable drive strength
Transceiver count (6.144 Gbps) 4
PCIe hard IP blocks
(Gen2 x1, x2, and x4, Gen1 x4)
Hard memory controllers 3
Memory devices
supported
84
6
2
2
120
–
Series and differential
3
9
2
2
DDR3, DDR2, LPDDR2
140
12
2
2
1
2
3
3
All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.
The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
With 16 and 32 bit ECC support.
Automotive Grade GT comes with 5 Gbps transceiver.
Altera Product Catalog
?
2013
?
www.altera.com
21